Lead Emulation Engineer

Hardware EngineerHardware EngineerFull TimeRemoteTeam 11-50

Location

United States + 31 moreAll locations: United States, Canada, Brazil, Colombia, Argentina, Chile, Venezuela, Bolivarian Republic Of, Bolivia, Plurinational State Of, Ecuador, French Guiana, Guyana, Paraguay, Peru, Suriname, Uruguay, Mexico, Costa Rica, El Salvador, Guatemala, Honduras, Nicaragua, Panama, Dominican Republic, Puerto Rico, Bahamas, Guadeloupe, Haiti, Jamaica, Martinique, Montserrat

Posted

3 days ago

Salary

Not specified

Cadence PalladiumSystem VerilogUVMSystem Verilog/uvmPcieCXLDDR5PythonTclASIC VerificationSo C VerificationEmulationPRE Silicon ValidationIXCOMDynamic EmulationAI Hardware AcceleratorsMulti Core So CHybrid EmulationCloud Infrastructure Management

Job Description

This description is a summary of our understanding of the job description. Click on 'Apply' button to find out more.

Role Description

At Positron.ai, we are redefining the efficiency of AI Inference. As our Emulation Lead, you will be the architect of our pre-silicon validation strategy. You will take full ownership of our Cadence Palladium Z3 environment, bridging the gap between hardware design and system software. This is a high-impact role where you will build a specialized team to ensure our silicon is battle-tested and our software stack is production-ready long before the first chips return from the fab.

Key Responsibilities

  • Ownership & Strategy: Define and execute the end-to-end emulation strategy for our next-generation AI Inference ASIC.
  • Infrastructure Management:
    • Oversee the complex, multi-site build process for emulation targets, ensuring design and software synchronization.
    • Manage builds and deployment of our Palladium Z3 cluster (hosted via Cadence Cloud).
    • Manage builds, job scheduling, and resource allocation.
  • Cross-Functional Synergy: Act as the primary technical bridge between the ASIC Design/DV teams and the System Software team. Ensure the emulation platform provides a high-fidelity environment for driver and compiler development.
  • Team Leadership: Recruit, mentor, and lead a lean, elite team of emulation specialists.
  • Environment Development: Oversee the creation of transactors, monitors, and complex testbenches. Drive the development of a comprehensive emulation testplan that targets both hardware bugs and software performance bottlenecks.
  • Debug & Analysis: Lead deep-dive debug sessions using Palladium’s advanced trace and capture capabilities to resolve complex SoC-level issues.

Qualifications

  • 8+ years in ASIC/SoC verification or emulation, with at least 2+ years in a leadership or "Architect" capacity.
  • Deep, hands-on experience with Cadence Palladium systems (Z1, Z2, or Z3). Knowledge of the IXCOM/Dynamic Emulation interfaces is essential.
  • Proficiency in SystemVerilog/UVM for emulation-ready testbenches.
  • Strong understanding of high-speed interfaces (PCIe, CXL, DDR5) and AI-specific data flows.
  • Comfortable with scripting (Python, Tcl) to automate build flows and results analysis.
  • A proactive builder who prefers solving problems to filing tickets. You must be comfortable working in a fully remote, fast-paced environment.

Requirements

  • Experience with AI/ML hardware accelerators or large-scale multi-core SoCs.
  • Familiarity with hybrid emulation (Virtual Platforms + Palladium).
  • Experience managing cloud-hosted hardware infrastructure.

Benefits

  • Be part of a rapidly growing AI startup shaping the future of AI hardware.
  • Work on groundbreaking technology with a highly skilled and passionate team.
  • Competitive salary, equity, and comprehensive benefits package.
  • Flexible work environment with remote work options.

Job Requirements

  • 8+ years in ASIC/SoC verification or emulation, with at least 2+ years in a leadership or "Architect" capacity.
  • Deep, hands-on experience with Cadence Palladium systems (Z1, Z2, or Z3). Knowledge of the IXCOM/Dynamic Emulation interfaces is essential.
  • Proficiency in SystemVerilog/UVM for emulation-ready testbenches.
  • Strong understanding of high-speed interfaces (PCIe, CXL, DDR5) and AI-specific data flows.
  • Comfortable with scripting (Python, Tcl) to automate build flows and results analysis.
  • A proactive builder who prefers solving problems to filing tickets. You must be comfortable working in a fully remote, fast-paced environment.
  • Experience with AI/ML hardware accelerators or large-scale multi-core SoCs.
  • Familiarity with hybrid emulation (Virtual Platforms + Palladium).
  • Experience managing cloud-hosted hardware infrastructure.

Benefits

  • Be part of a rapidly growing AI startup shaping the future of AI hardware.
  • Work on groundbreaking technology with a highly skilled and passionate team.
  • Competitive salary, equity, and comprehensive benefits package.
  • Flexible work environment with remote work options.

Related Categories

Related Job Pages

More Hardware Engineer Jobs

Senior SoC Design Verification Engineer

Chelsea Search Group

To Apply: Please email your resume to: cfleck@chelsearecruiters.com Craig Fleck Vice President Chelsea Search Group 1777 Laurelwood Way Oceanside, CA 92056 858-829-7747 cfleck@chelsearecruiters.com www.chelsearecruiters.com

Hardware Engineer4 days ago
Full TimeRemote

Develop test plans, writing testbenches and tests, and debugging any bugs found with the RTL team Develop and execute verification plans for digital designs using SystemVerilog and UVM Create and maintain testbenches, test cases, and test vectors Contribute to the development of ...

SystemVerilogUVMRTL debuggingCadence XceliumCadence SimVisionCadence JasperGoldCC++PythonPerlASIC development flowGitCI/CD
United States

Senior SoC RTL Design Engineer

Chelsea Search Group

To Apply: Please email your resume to: cfleck@chelsearecruiters.com Craig Fleck Vice President Chelsea Search Group 1777 Laurelwood Way Oceanside, CA 92056 858-829-7747 cfleck@chelsearecruiters.com www.chelsearecruiters.com

Hardware Engineer4 days ago
Full TimeRemote

Assist with silicon bring-up Contribute to all areas of SoC design, verification, and implementation Design, implement and integrate complex SoC blocks Develop block-level test cases to deliver fully functional designs Develop micro-architecture specifications based on the SoC re...

RTL DesignSystemVerilogVerilogLogic SynthesisStatic Timing AnalysisFPGAChiselPythonPerlTclShellSoC ArchitectureClock Domain CrossingRISC-VDDRPCIeAXIAMBATileLinkEDA ToolsThird Party IP Integration
United States
Full TimeRemoteTeam 10,001+Since 2020H1B No Sponsor

The engineer will collaborate with cross-functional hardware teams to develop advanced microelectronics packages, including 3DHI, 3D, and 2.5D designs, utilizing novel material and process solutions for various product types. Responsibilities also include participation in research efforts, technology demonstrations, and managing product development from initial concept through documentation, fabrication, assembly, and final testing.

Circuit layoutCADMechanical designElectronic designSemiconductor manufacturingMicroelectronic packagingASIC designFPGA design3D EM simulationSolidworksCreoGD&T
United States
$86.8K - $165K / year
Full TimeRemoteTeam 1,600Since 2017

We are hiring a Senior Hardware Solutions Engineer to join our Hardware Engineering team. This engineer will be responsible for optimizing power consumption on all of our products. This engineer will make an immediate impact by creating a systematic process to optimize power cons...

PCB schematicsPCB layoutpower analysiselectronic testingpower metersoscilloscopesmultimetersPythonautomated testingdata analysisregression testingConfluence
United States
$125K - $150K / year